A 5Gbit/s CMOS Clock and Data Recovery Circuit
MetadataShow full item record
This paper presents a half-rate 5Gb/s clock and data recovery circuit. Retiming of data is done by the linear PD that provides practically no systematic offset for the frequency band of interest. The circuit was designed in a 0.18-孠CMOS process and occupies an active area of 0.2 x 0.32 mm2. The CDR exhibits an RMS jitter of ᱮ2 ps and a peak-to-peak jitter of 5ps. The power dissipation is 97mW from a 1.8-V supply
2005 IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC 2005)
Copyright 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Electrical and Electronic Engineering not elsewhere classified