Electrical Properties of p-type 3C-SiC/Si Heterojunction Diode Under Mechanical Stress

No Thumbnail Available
File version
Author(s)
Qamar, Afzaal
Tanner, Philip
Dzung, Viet Dao
Hoang-Phuong, Phan
Toan, Dinh
Griffith University Author(s)
Primary Supervisor
Other Supervisors
Editor(s)
Date
2014
Size
File type(s)
Location
License
Abstract

The current mechanism and effects of external transverse stress in the [110] orientation on the electrical properties of a single crystal (100) p-3C-SiC/p-Si heterojunction diode are reported for the first time. It has been observed that the current flow in the heterojunction is due to tunneling through the triangular potential barrier formed due to valence band offset between Si and SiC. The applied stress produces small changes in tunneling current when stress is increased from 0 to 308 MPa. The observed increase in current at 0.24 V is 10% at maximum stress of 308 MPa. The increase of tunneling current when applying stress is explained in terms of stress, which alters the out-of-plane effective mass, and the effective tunneling barrier height of holes in top subbands of p-type Si.

Journal Title

IEEE Electron Device Letters

Conference Title
Book Title
Edition
Volume
Issue
Thesis Type
Degree Program
School
Publisher link
Patent number
Funder(s)
Grant identifier(s)
Rights Statement
Rights Statement
Item Access Status
Note
Access the data
Related item(s)
Subject

Microelectronics

Electronics, sensors and digital hardware

Persistent link to this record
Citation
Collections