Partial encryption of compressed images employing FPGA
File version
Author(s)
Mohd-Yasin, F
Tan, SL
Tan, HY
Ibrahimy, MI
Griffith University Author(s)
Primary Supervisor
Other Supervisors
Editor(s)
Date
Size
207904 bytes
File type(s)
application/pdf
Location
Kobe, JAPAN
License
Abstract
We present the realization of partial encryption of compressed images on an Altera FLEX10K FPGA device that allows for efficient hardware implementation. The compression algorithm decomposes images into several different parts. A secure encryption algorithm is then used to encrypt only the crucial parts, which are considerably smaller than the original image. This results in significant reduction in processing time and computational requirement for encryption and decryption. The breadth-first traversal linear lossless quadtree decomposition method is used for the partial compression and RSA is used for the encryption. Functional simulations are carried out to verify the functionality of the individual modules and the system on four different images. The comparisons, verification and analysis made validate the advantage of this approach. The design has utilized 2928 units of LC and a system frequency of 13.42 MHz.
Journal Title
Conference Title
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS
Book Title
Edition
Volume
Issue
Thesis Type
Degree Program
School
Publisher link
Patent number
Funder(s)
Grant identifier(s)
Rights Statement
Rights Statement
© 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Item Access Status
Note
Access the data
Related item(s)
Subject
Electrical and Electronic Engineering not elsewhere classified