The simultaneous logic and IDDQ testing of CMOS ICs with mixed-mode testing facility for sequential circuits

No Thumbnail Available
File version
Author(s)
Reaz, M
Mohd-Yasin, F
Sulaiman, M
Ali, M
Griffith University Author(s)
Primary Supervisor
Other Supervisors
Editor(s)
Date
2003
Size
File type(s)
Location

Washington, United States

License
Abstract

This paper presents an approach to design and develop a VLSI system for the simultaneous logic and IDDQ testing of CMOS ICs with mixed-mode testing facility for sequential circuits. The work involves the design of an interfacing unit on PCB containing interfacing circuits for parallel data exchange between a test processor and a microcomputer. This allows IDDQ measurement for every vector used for logic testing, performing logic testing simultaneously, providing a promising IDDQ fault coverage and reducing substantially the time and cost of testing. Three basic test development strategies are considered. They are functional test development, structural test development and physical defect test development. Mixed-mode testing facility is adopted to enhance the performance and reduce the testing time.

Journal Title
Conference Title

International Semiconductor Device Research Symposium, 2003

Book Title
Edition
Volume
Issue
Thesis Type
Degree Program
School
Publisher link
Patent number
Funder(s)
Grant identifier(s)
Rights Statement
Rights Statement
Item Access Status
Note
Access the data
Related item(s)
Subject
Persistent link to this record
Citation

Reaz, M; Mohd-Yasin, F; Sulaiman, M; Ali, M, The simultaneous logic and IDDQ testing of CMOS ICs with mixed-mode testing facility for sequential circuits, International Semiconductor Device Research Symposium, 2003, 2003, pp. 234-235